


# <u>GT-17-131</u>

# **HD Stacker**

# High Speed Characterization Report for Differential Applications

**GSTBL-120-.270-G1** Top Mounted Connector **GSTB-120-.095-G1** Bottom Mounted Connector





Glenair, Inc. 1211 Air Way Glendale, CA 91201-2497 USA © Glenair, Inc. 2015 WWW.GLENAIR.COM



# **Revision History**

Rev	Date	Approved	Description	
А	7/10/2017	G. Hunziker, L. Blackwell	Initial Release	
В	11/27/2017	L. Blackwell	Added PCB Layout Guide Appendix, updated Appendix C	
С	5/21/2018	L. Blackwell	Updated test differential pair nomenclature, updated eye pattern test equipment settings	
D	1/8/2019	L. Blackwell	Updated recommended finished hole size from 28 mil to 29 mil	



# **Table of Contents**

Introduction1
Product Overview1
Test Configuration1
Performance Summary
Frequency Domain Analysis
Insertion Loss
Return Loss4
VSWR
NEXT5
Time Domain Analysis
TDR7
Eye Diagram10
Appendix A – Test System Description
Appendix B – Data Acquisition Methods23
Appendix C – Applicable Drawings24
Appendix D – PCB Layout Guidelines
Appendix F – Glossary of Terms



# **1. Introduction**

This document contains results from testing that was performed in order to evaluate the highfrequency electrical performance of the GSTB High Density Stacker Connector (HD Stacker Connector) in differential signaling applications. All measurements (except eye diagrams) were taken using an Agilent E5071C network analyzer with TDR option connected to SMA-launch test fixture PCBs designed specifically for this testing. This report outlines frequency domain performance metrics such as insertion loss (IL), return loss (RL) and crosstalk, as well as timedomain performance metrics including impedance and eye pattern.

## 2. Product Overview

The GTSB Stacker connector uses compliant pin technology for board-to-board stackable connections.

# 3. Test Configuration

Stackable test fixture PCBs utilizing edge-launch SMA connectors were designed for the high speed tests. The signal layer design layout is seen in Figure 1.




Figure 13. Test Fixture PCB layout

Top HD Stacker connectors (GSTBL-120-.270-G1) were pressed into one test PCB and bottom HD stacker connectors (GSTB-120-.095-G1) were pressed into a second test PCB. The test PCBs were stacked as shown in Figure 2.






Figure 2. Stacked Test PCBs

Three differential pair configurations were tested:

1. Signal-Ground-Signal (GSGSG)	2. Signal-Signal (GSSG)	3. Diagonal Signal-Signal (DGSSG)




# 4. Performance Summary

Test fixture PCB and test cabling loss have been de-embedded to show the performance of the stacked connector pair only.

# 4.1. Frequency Domain Analysis

# 4.1.1.Insertion Loss



Glenair, Inc. 1211 Air Way Glendale, CA 91201-2497 USA © Glenair, Inc. 2018 WWW.GLENAIR.COM




Parameter	Results	
Insertion Loss	-3dB @ 5.6GHz	
Electrical Bandwidth*	12Gbps	

\* The connector system electrical bandwidth is based on the -3dB insertion loss point of a single mated pair, rounded up to the nearest 0.5GHz to account for test system loss that could not be de-embedded from the results. The frequency is then doubled to determine an approximate data rate in gigabits per second (Gbps). For example, a connector with a -3 dB point of 2.3GHz would have a speed rating of 5.0Gbps.




# 4.1.2. Return Loss






# 4.1.3.VSWR



## 4.1.4.NEXT


Adjacent pairs of each configuration were tested to evaluate Near End Crosstalk:

#### 1. GSGSG






2. GSSG



3. DGSSG









# 4.2 Time Domain Analysis

Time domain data was generated in real time by the Agilent Option TDR software package within the 5071C ENA network analyzer. Graphs for each GSGSG, GSSG, and DGSSG configurations are shown below for various rise times. Rise time is defined at 20% to 80% of the signal's rising edge.
















#### **Eye Diagrams:**

Eye pattern data was acquired using an Agilent N4901B Serial Bert and an Agilent Infiniium DCA-J 86100C Digital Communications Analyzer. A PRBS 2<sup>7</sup>-1 waveform with a peak-to-peak voltage of 300mV was used. The rise time of the waveform was approximately 15ps. No equalization or filtering was used. Patterns for each GSGSG, GSSG, and DGSS G configurations are shown below for various bit rates.




Figure 3: Eye diagram of GSGSG configuration at 1.25Gbps






Figure 4: Eye diagram of GSGSG configuration at 3.125Gbps






Figure 5: Eye diagram of GSGSG configuration at 5Gbps






Figure 6: Eye diagram of GSGSG configuration at 10.3125Gbps






Figure 7: Eye diagram of GSSG configuration at 1.25Gbps






Figure 8: Eye diagram of GSSG configuration at 3.125Gbps






Figure 9: Eye diagram of GSSG configuration at 5Gbps






Figure 10: Eye diagram of GSSG configuration at 10.3125Gbps






Figure 11: Eye diagram of DGSSG configuration at 1.25Gbps






Figure 12: Eye diagram of DGSSG configuration at 3.125Gbps






Figure 13: Eye diagram of DGSSG configuration at 5Gbps






Figure 14: Eye diagram of DGSSG configuration at 10.3125Gbps




## **APPENDIX A – Test System Description**

A test fixture printed circuit board was designed specifically for this analysis. All traces to the HD Stacker Connector contacts were designed to a nominal  $50\Omega \pm 5\%$  single-ended impedance but used in differential  $100\Omega$  pairs.

All tests were performed using the Agilent E5071C ENA network analyzer with option TDR. All frequency domain data (IL, RL, NEXT, FEXT) has a 2% smoothing filter applied within the network analyzer.

Test fixture and test cables were connected to the Agilent E5071C ENA Network Analyzer via high-performance 50-ohm coaxial test cables with SMA connectors. The system configuration is shown in the block diagram below:



#### Figure 6: Test System Block Diagram



# **APPENDIX B – Data Acquisition Methods**

#### Frequency Domain (S-Parameter) Procedures

To ensure precise and repeatable data acquisition, extreme care was taken in the test fixture design along with the calibration and testing procedure. A full calibration from 300kHz to 20GHz was performed prior to testing using the Agilent N4433A eCal module. After calibration, test leads were connected to the test fixture and applicable data was observed and saved into a .csv file. At the completion of testing the acquired data was loaded into spreadsheet and .S4p format for analysis and figure generation.




Figure 4: Network analyzer with eCal module

#### Time Domain Procedures

Historically, dedicated TDR equipment was necessary to analyze time-domain response of RF systems. The Agilent 5071C used for this testing contains software package "option TDR" which mathematically derives time-domain information from acquired frequency domain data (S-parameters). Even with bandwidth-limited data and a finite number of sample points, option TDR offers a very accurate TDR representation. In this report, the relationship between risetime and bandwidth was determined by using Time X Bandwidth = 0.446, an equation provided by Agilent for use with the 5071C.




## **APPENDIX C – Applicable Drawings**

U	m		A
2     REVISIONS     Total State     State       Series     Series     Series     Series     Series       Series     Series     Series     Series       <	<ul> <li>- (4 Ounces) X (# of Contacts)</li> <li>- (22.5 Pounds) X (# of Contacts)</li> <li>- 500 Mating Cycles</li> <li>- 500 Mating Cycles</li> <li>- 600 Matin</li></ul>	TE	Transmission         A           Transmission         Transmission         Transmission         Transmission         Transmission         Transmission         Transmission         A           Transmission         Transmission         DD_PTOCOUNT         Transmission         Transmission         Transmission         A           Transmission         DD_PTOCOUNT         Transmission         DD_PTOCOUNT         Transmission         Transmission         A           Transmission         DD_PTOCOUNT         Transmission         DD_PTOCOUNT         BOARD TO BOARD CONNECTOR         A           Transmission         DD_PTOCOUNT         STANDARD PROFILE         Transmission
	FOR REFERENCE ONLY	KEYELE PART NUMBER     GS       SERLES     GSTB - GLENAIR HDS BOARD TO BOAR       CONTACT LAYOUT     40, 80, 120, 160, 200, 240, 300       TERMINATION LENGTH     .095, 270, .300, .350, .400, .1       HARDWARE     G1-G4 - KEYED GF POR GSTT MATE       F1-F4 - KEYED GF POR GSTT MATE     F1-F4 - KEYED GF POR GSTT MATE       F1-F4 - KEYED GF POR GSTT MATE     B1-B4 - KEYED GF POR GSTT MATE       KEYED HARDWARE     OP VIEW)	$\begin{array}{c} \mathbb{A} \\ (G/T/F/B) 1 & (G/T/F/B) 2 & (G/T/F/B) 3 \\ \mathbb{R} \\ $

Glenair, Inc. 1211 Air Way Glendale, CA 91201-2497 USA © Glenair, Inc. 2018


#### WWW.GLENAIR.COM






Glenair, Inc. 1211 Air Way Glendale, CA 91201-2497 USA © Glenair, Inc. 2018





WWW.GLENAIR.COM






WWW.GLENAIR.COM



U U		8	R.	
2     1     1     1     1     1     1       1     1     1     1     1     1     1     1     1       1     1     1     1     1     1     1     1     1     1       1     1     1     1     1     1     1     1     1     1       1     1     1     1     1     1     1     1     1       1     1     1     1     1     1     1     1       1     1     1     1     1     1     1       1     1     1     1     1     1     1       1     1     1     1     1     1     1       1     1     1     1     1     1     1       1     1     1     1     1     1     1       1     1     1     1     1     1     1       1     1     1     1     1     1     1       1     1     1     1     1     1     1	<ul> <li>3 to 5 Milliohms</li> <li>3 to 5 Milliohms</li> <li>65° C. to +125°C.</li> <li>- (4 Ounces) X (# of Cont</li> <li>- (22.5 Pounds) X (# of Cont</li> <li>- 500 Mating Cycles</li> <li>- 500 Mating Cycles</li> <li>ene Sulfide (PPS)</li> <li>ene Sulfide (PPS)</li> <li>oy, Mickel Plated and/or</li> <li>ethinics than 1 and/or</li> </ul>	DER TBL BOARD TO BOARD O 600, .700, .800,	Property Fig. 1 (1994)	THACKING     LIGH     DENSITY     STACKING     (HDS)       STACKING     #16H     DENSITY     STACKING     (HDS)       STACKING     #01     DORD     DORD     DORD     CONNECTOR       STACKING     #01     DORD     DORD     DORD     DORD     STACKING       STACKING     #01     DORD     DORD     DORD     DORD     STACKING       STACKING     #01     DORD     DORN     DORD     DORD     STACKING       STACKING     #01     DORN     DORN     DORN     DORN     STACKING       STACKING     #01     DORN     DORN     DORN     DONN     DONN       STACKING     #01     DORN     DORN     DONN     DONN     DONN       STACKING     #01     DORN     DONN     DONN     DONN     DONN       STACKING     #01     DORN     DONN     DONN     DONN     DONN       NOT TAKEN     #01     DONN     DON
		HOW TO OF SAMFLE PART NUMBER GSTBL - GLENAIR LOW PROFILE HDS SERIES GSTBL - GLENAIR LOW PROFILE HDS CONTACT LAYOUT 40, 80, 120, 160, 200, 240, 300 TERMINATION LENGTH .270, 300, 350, 400, 500, . HARDWARE GL-C4 - KEYED GUIDE FINS	IS (TOP VIEW)	47
υ		ш	<b>4</b>	


WWW.GLENAIR.COM





#### WWW.GLENAIR.COM





WWW.GLENAIR.COM



## **APPENDIX D – HD Stacker Connector PCB Layout Guidelines**

#### **Pad Geometry**

The HD Stacker Connector is designed for 29 mil pressed-fit holes on a 62.5 mil grid. A representative PCB footprint is found in Figure D1. PCB footprint layouts for each connector pin count can be found in the engineering drawings (Glenair document numbers GTSB and GTSBL).




Figure D1. PCB Footprint for the 40 pin HD Stacker Connector.

The press fit hole should have a finished size of 29 mil  $\pm 2$  mil. This can be achieved by using a #66 drill bit (33 mil) and plating with 1 mil minimum copper (with a tin alloy or ENIG finish). An 8 mil annular ring is recommended which will result in an overall pad diameter of 44 mil. An antipad with a diameter of 80 mils is also recommended. The pad geometry is summarized in Figure D2.






Figure D2. HD Stacker PCB Pad Geometry

#### Trace Geometry

PCB trace geometry for inner rows is constrained by pin pitch, hole geometry, and PCB manufacturer fabrication abilities. The maximum recommended escape trace width for inner connector rows is 9 mils. Pin spacing and annular ring size impose single ended, non-coupled routing from inner rows. The differential traces can be coupled after exiting the pin field. Figure D3 depicts differential pair escape routing which maximizes crosstalk isolation. Figure D4 shows an alternate escape routing scheme which increases the signal density at the sake of crosstalk isolation. Hybrid routing schemes between the two extremes can be utilized to meet an application's density and crosstalk requirements.

Traces should be routed on the PCB side opposite of the connector to minimize reflections caused by pin stubs.






Figure D3. Inner Row Escape Routing




Figure D4. Alternate Inner Row Escape Routing



#### **APPENDIX F - Glossary of Terms**

DUT – Device under Test FD – Frequency Domain FEXT – Far-end Crosstalk NEXT – Near-end Crosstalk PCB - Printed Circuit Board RF – Radio Frequency RL – Return Loss SE - Single-ended transmission SI – Signal Integrity SUT – System under Test TD – Time Domain TDA – Time Domain Analysis TDR – Time Domain Reflectometry TDT – Time Domain Transmission VSWR - Voltage Standing Wave Ratio Z – Impedance ( $\Omega$ )